

1/17






FIG. 1

2/17

**FIGURE 2****FIGURE 3**

3/17




FIGURE 4




FIGURE 5

4/17




FIGURE 6




FIGURE 7

5/17




FIGURE 8




FIGURE 9

6/17




FIGURE 10




FIGURE 11

7/17




FIGURE 12




FIGURE 13

8/17




FIGURE 14




FIGURE 15



9/17




FIGURE 16




FIGURE 17




FIGURE 18

11/17




FIGURE 19

12/17




FIGURE 20

13/17




FIGURE 21

14/17




FIGURE 22

15/17




Figure 23: Uniform clock vs Synchronised clock

FIGURE 23

16/17




FIGURE 24






FIGURE 26




FIGURE 25